



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/687,252 10/16/2003		10/16/2003	Gerald Francis McBrearty A	AUS920030733US1	9424
43307	7590	11/01/2005		EXAMINER	
IBM CORP (AP)				BAKER, PAUL A	
C/O AMY P. O. BOX)		ART UNIT	PAPER NUMBER
AUSTIN,				2188	

DATE MAILED: 11/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/687,252	MCBREARTY ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Paul A. Baker	2188			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	correspondence address			
WHI(- Exte after - If NO - Failt Any	CHEVER IS LONGER, FROM THE MAILING DANS IN THE	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)[🛛	Responsive to communication(s) filed on 16 O	<u>ctober 2003</u> .				
_		action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposit	ion of Claims					
5)□ 6)⊠ 7)⊠	Claim(s) <u>1-20</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) <u>1,2,6,8,9,13 and 15-20</u> is/are rejected Claim(s) <u>3-5,7,10-12,14 and 17-19</u> is/are object Claim(s) are subject to restriction and/or	vn from consideration.				
Applicat	ion Papers					
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the Examine.	epted or b) objected to by the lidrawing(s) be held in abeyance. See ion is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priorical application from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive I (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachmen	• •					
2) 🔲 Notic 3) 🔯 Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date 10/16/2003.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	(PTO-413) ate latent Application (PTO-152)			

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1,2,6,8,9,13 and 15-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bealkowski et al US Patent 6,295,591 in view of Badovinatz et al. 5,392,415 in further view of FOLDOC's definition of swap file.

In regards to claim 1, Bealkowski discloses a method memory block removal from a data processing system, comprising:

receiving a request to physically remove a memory block device from said data processing system in figure 3 element 46;

translating a plurality of logical pages for said memory block device into a plurality of physical addresses for said memory block device in figure 3 element 48; and such that after said request is complete said memory block device can be removed in claim 3.

Bealkowski does not disclose issuing a single request to page out data located at said plurality of physical addresses to a contiguous paging space within a disk space accessible to said data processing system.

Badovinatz discloses issuing a single request to page out data located at said plurality of physical addresses to a paging space within a disk space accessible to said data processing system in column 3 lines 5-6.

Badovinatz discloses that an efficient implementation of a virtual storage system consists of efficient utilization of physical memory and efficient input/output operations (by moving as much data as possible between physical memory and auxiliary storage in a time period). Badovinatz coalesces multiple virtual memory pages into categories (examples provided are by thread and by object) and enabling the transfer of a category of pages in a single page out operation to improve the second criteria without sacrificing the first criteria. Bealkowski pages out many pages at once in Figure 3 element 48, therefore it would have been obvious to one of ordinary skill in the art to incorporate Badovinatz's method of paging out using a single operation within Bealkowski's invention.

Neither Bealkowski nor Badovinatz discloses the paging space is contiguous, both Bealkowski and Badovinatz disclose paging out physical memory to the swap file of the system, FOLDOC discloses that swap files are usually allocated as a contiguous section of a hard disk to reduce access time. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the paging space contiguous.

Application/Control Number: 10/687,252

Art Unit: 2188

In regards to claim 2, Badovinatz discloses mapping said plurality of logical pages for said memory block to a plurality of physical pages for said memory block device in figure 5 element 530.

In regards to claim 6, Bealkowski discloses detecting a replacement memory block device in figure 3 element 50;

Badovinatz discloses pretranslating a plurality of logical pages for said contiguous paging space into a plurality of physical addresses for said contiguous paging space in column 5 lines 33-35; and

discloses issuing a single request to page in data located at said plurality of physical addresses to said replacement memory block device in column 5 lines 35-37, such that only two input/output requests are required for large memory block replacement.

In regards to claim 8, Bealkowski discloses a data processing system comprising:

an operating system in column 3 lines 4-7;

a processor that executes instructions of said operating system in figure 1 elements 12a;

a memory comprising a plurality of memory blocks interconnected to said processor in figure 1 element 16;

a disk space accessible to said processor in figure 2 element 38;

means for enabling removal of a particular memory block from among said plurality of memory blocks by:

translating a plurality of logical pages for said particular memory block into a plurality of physical addresses for said particular memory block in figure 3 element 48; and

Bealkowski discloses after request is complete safe removal of said particular memory block is enabled in figure 3 element 50.

Bealkowski does not disclose issuing a single request to page out data located at said plurality of physical addresses to a contiguous paging space within said disk space.

Badovinatz discloses issuing a single request to page out data located at said plurality of physical addresses to a paging space within said disk space in column 3 lines 5-6.

Badovinatz discloses that an efficient implementation of a virtual storage system consists of efficient utilization of physical memory and efficient input/output operations (by moving as much data as possible between physical memory and auxiliary storage in a time period). Badovinatz coalesces multiple virtual memory pages into categories (examples provided are by thread and by object) and enabling the transfer of a category of pages in a single page out operation to improve the second criteria without sacrificing the first criteria. Bealkowski pages out many pages at once in Figure 3 element 48, therefore it would have been obvious to one of ordinary skill in the art to incorporate Badovinatz's method of paging out using a single operation within Bealkowski's invention.

Neither Bealkowski nor Badovinatz discloses the paging space is contiguous, both Bealkowski and Badovinatz disclose paging out physical memory to the swap file of the system, FOLDOC discloses that swap files are usually allocated as a contiguous section of a hard disk to reduce access time. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the paging space contiguous.

In regards to claim 9, Badovinatz discloses means for mapping said plurality of logical pages for said memory block to a plurality of physical pages for said particular memory block in figure 5 element 530.

In regards to claim 13, Bealkowski discloses means for detecting a replacement memory block in column 5 lines 33-35;

Badovinatz discloses means for translating a plurality of logical pages for said contiguous paging space into a plurality of physical addresses for said contiguous paging space in column 5 lines 33-35; and

means for issuing a single request to page in data located at said plurality of physical addresses to said replacement memory block in column 5 lines 35-37.

In regards to claim 15, Bealkowski discloses a computer program product for selectively displaying mirrored addresses in a communication, comprising:

a computer readable medium in figure 1 element 18; and

program instructions on said computer readable medium for:

receiving a request to physically remove a memory block device from said data processing system in figure 3 element 46;

translating a plurality of logical pages for said memory block device into a plurality of physical addresses for said memory block device in figure 3 element 48;

Bealkowski discloses after request is complete said memory block can be removed in figure 3 element 50.

Bealkowski does not disclose issuing a single request to page out data located at said plurality of physical addresses to a contiguous paging space within a disk space accessible to said data processing system.

Badovinatz discloses issuing a single request to page out data located at said plurality of physical addresses to a paging space within a disk space accessible to said data processing system space in column 3 lines 5-6.

Badovinatz discloses that an efficient implementation of a virtual storage system consists of efficient utilization of physical memory and efficient input/output operations (by moving as much data as possible between physical memory and auxiliary storage in a time period). Badovinatz coalesces multiple virtual memory pages into categories (examples provided are by thread and by object) and enabling the transfer of a category of pages in a single page out operation to improve the second criteria without sacrificing the first criteria. Bealkowski pages out many pages at once in Figure 3 element 48, therefore it would have been obvious to one of ordinary skill in the art to incorporate

Application/Control Number: 10/687,252 Page 8

Art Unit: 2188

Badovinatz's method of paging out using a single operation within Bealkowski's

invention.

Neither Bealkowski nor Badovinatz discloses the paging space is contiguous,

both Bealkowski and Badovinatz disclose paging out physical memory to the swap file

of the system, FOLDOC discloses that swap files are usually allocated as a contiguous

section of a hard disk to reduce access time. Therefore it would have been obvious to

one of ordinary skill in the art at the time of invention to make the paging space

contiguous.

In regards to claim 16, Badovinatz discloses means for mapping said plurality of

logical pages for said memory block to a plurality of physical pages for said particular

memory block in figure 5 element 530.

In regards to claim 20, Bealkowski discloses means for detecting a replacement

memory block in column 5 lines 33-35;

Badovinatz discloses translating a plurality of logical pages for said contiguous

paging space into a plurality of physical addresses for said contiguous paging space in

column 5 lines 33-35; and

issuing a single request to page in data located at said plurality of physical

addresses to said replacement memory block device in column 5 lines 35-37.

Allowable Subject Matter

Application/Control Number: 10/687,252 Page 9

Art Unit: 2188

Claims 3-5, 7, 10-12, 14, 17-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul A. Baker whose telephone number is (571)272-4203. The examiner can normally be reached on M-F 10am-6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571)272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Qenter (EBC) at 866-217-9197 (toll-free).

PB

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

Mano Rodmandhan 10/28/65